

Direct-mapped cache

Memory or bit address: 2^k bytes of data

B=2: 2 bytes/block

S=4: 4 sets

E=1: 1 block/set

$$B = 2^1 \rightarrow 1 \text{ bit offset } b=1$$



$$4 \text{ bits} \rightarrow 2 \text{ middle bits } s=2$$

$$\text{most imp't bit } t=1$$

	V	Tag	Block
Set 0	X 1	0 1	M[0-1] M[8-9]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

first go, cold miss, nothing there
now there


miss & conflicts w/memory address 8

address trace

- ① 0 → [0 00 0₂] miss cold
- ② 1 → [0 00 1₂] hit
- ③ 7 → [0 11 1₂] miss cold
- ④ 8 → [1 00 0₂] miss cold
same as 0 & 1 address
- ⑤ 0 → [0 00 0₂] miss conflict

2-way associative → 2 sets ≈ 2 blocks

now only need 1 bit to describe set



M=4 bit addresses

S=2 bytes/block

S=2 sets

E=2 blocks/set

Address trace (reads, one byte per read)

0 0 0 0₂

① miss cold

1 0 0 1₂

② hit

7 0 1 1₂

③ miss

8 1 0 0 0₂

④ miss

0 0 0 0₂

⑤ hit

Set 0



Set 1

0 10 01 M[6-7]

Associativity vs Missing

More cache misses
simpler lookups

less cache misses
more complex lookups

1 set

full set

① address trace

② simulate cache misses/hits

```
int filter[4];  
  
int apply_filter(int* in) {  
    int i;  
    int a = 0;  
    for (i = 0; i < 4; i++) {  
        a += in[i]*filter[i];  
    }  
    return a;  
}
```

```
apply_filter:  
    movq $0, %rax  
    movq $0, %rdx  
.L2:  
    movl (%rdi,%rdx,4), %ecx  
    imull filter(%rdx,4), %ecx  
    addl %ecx, %eax  
    addq $1, %rdx  
    cmpq $4, %rdx  
    jne .L2  
    ret
```

Slides have good ex.