


# Direct-mapped cache

memory w/  $k$  bit address:  $2^k$  bytes of data

$B=2$ : 2 bytes/block

$S=4$ : 4 sets

$E=1$ : 1 block/set



$B=2^1 \rightarrow$  1 bit offset  $b=1$

4 bits  $\rightarrow$  2 middle bits  $s=2$

most imp't bit  $t=1$

	✓	Tag	Block
Set 0	<del>1</del>	<del>1</del>	<del>M[0-1] M[8-9]</del>
Set 1			
Set 2			
Set 3	1	0	M[6-7]

first go, cold miss. nothing there  
now there


miss  $\neq$  conflicts w/ memory address 8

## address trace

- ① 0  $\rightarrow$  [ 0 00 0<sub>2</sub> ] miss cold  
 $\hookrightarrow s=0$
- ② 1  $\rightarrow$  [ 0 00 1<sub>2</sub> ] hit
- ③ 7  $\rightarrow$  [ 0 11 1<sub>2</sub> ] miss cold  
 $\uparrow$  tag
- ④ 6  $\rightarrow$  [ 1 00 0<sub>2</sub> ] miss cold  
same as 0 & 1 address
- ⑤ 0  $\rightarrow$  [ 0 00 0<sub>2</sub> ] miss conflict

2 way associative  $\rightarrow$  2 sets w/ 2 blocks

now only need 1 bit to describe set



$M=4$  bit addresses  $B=2$  bytes/block  $S=2$  sets  $E=2$  blocks/set

## Address trace (reads, one byte per read)

0	0 0 <u>0</u> 2	① miss	old
1	0 0 <u>1</u> 2	② hit	
7	0 1 <u>1</u> 2	③ miss	
8	1 0 <u>0</u> 2	④ miss	
0	0 0 <u>0</u> 2	⑤ hit	

Set 0	V	0 1 0 ⑤	Tag	Block
		0 1 ④	00	M[0-1]
			01	M[8-9]

Set 1		0 1 ③	01	M[6-7]
		0		

## Associativity vs Missing

More cache misses  
simpler lookups

less cache misses  
more complex lookups

1 set

full set

① address trace

② simulate cache misses/hits

```
int filter[4];
int apply_filter(int* in) {
    int i;
    int a = 0;
    for (i = 0; i < 4; i++) {
        a += in[i] * filter[i];
    }
    return a;
}
```

```
apply_filter:
    movq    $0, %rax
    movq    $0, %rdx
.L2:
    movl    (%rdi,%rdx,4), %ecx
    imull  filter(,%rdx,4), %ecx
    addl   %ecx, %eax
    addq   $1, %rdx
    cmpq   $4, %rdx
    jne.L2
    ret
```

Slides have good ex.